How to fix timing Violations

I am a ASIC guy new to FPGA design Generally how do I fix timing violations? Can I speedup the source path by forcing better placement? This is the timing violation on a 156 Mhz pa...