Forum Discussion
Altera_Forum
Honored Contributor
Honored ContributorHow to fix timing Violations
I am a ASIC guy new to FPGA design Generally how do I fix timing violations? Can I speedup the source path by forcing better placement? This is the timing violation on a 156 Mhz pa...
Altera_ForumHonored Contributor
Honored ContributorThanks for the reply
It is failing by .845ns I will study further on how to improve clock skew and redirect placement
