How to constrain inter-clock transfers with very low default relationiship (1 ps)?

=== SHORT INTRO === Due to some questionable architecture decisions in the past, we ended up with a large circuit implemented in three related clock frequencies using timing division multiplexing. T...