Forum Discussion

MOliv45's avatar
MOliv45
Icon for New Contributor rankNew Contributor
2 years ago

How to constrain inter-clock transfers with very low default relationiship (1 ps)?

=== SHORT INTRO === Due to some questionable architecture decisions in the past, we ended up with a large circuit implemented in three related clock frequencies using timing division multiplexing. T...
Configuration
RichardT_altera's avatar
RichardT_altera
Icon for Super Contributor rankSuper Contributor
2 years ago

Please allow me some time to look into this.

Is it okay to share the design so that I can investigate it further?

Is it possible to make any design changes? It seems that it is not possible based on your short intro.

Regards,

Richard Tan

  • MOliv45's avatar
    MOliv45
    Icon for New Contributor rankNew Contributor
    2 years ago

    Hi Richard,

    Yes sure, please find the archived design at https://cernbox.cern.ch/s/scVyb1GatL2mxzr

    It is possible to implement changes if they are well justified.

    Thanks in advance Richard and have a nice weekend.

    Marcos