Forum Discussion
Altera_Forum
Honored Contributor
Honored ContributorHow to close timing with Negative Setup Slack
Hi, I am working on a hardware design working at a clock frequency of 200MHz(5 nsec). Setup violation of -0.265 ns is reported by quartus tool. The source clock and the destination clock are sa...
Altera_ForumHonored Contributor
Honored ContributorHave you already the best options in project settings?
I mean enable Time driven synthesis and maximum routing effort.
