Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
17 years ago

How to clock this Tranceivers based design?

Hi all, I need to make some communication device and I want to check if this is possible with the Altera chips and the Tranceivers. I studied different UserGuides, but I still not sure how to...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
17 years ago

Could you reveal a little more about what you are trying to do? What exactly is it your transmitting / receiving?

1 - Phase compensation FIFO will compensate for any phase mismatch but will not compensate for frequency mismatch. You don't really need to configure anything special for this. The FIFO will be initialized on reset.

2 - On transmit, you could just oversample by 1X, 2X, and 4X respectively. This would make your life easier when it comes to clocking.

3 - The receive side may actually be more difficult than you think. You may need to do some dynamic reconfiguration of the receiver PLL to support the multiple data rates.

Jake