Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
16 years ago

how many ALTCLKCTRL can be used in Stratix IV decice

I find the there is about 16 PLL in Stratix IV, but how many ALTCLKCTRL can be used in Stratix I? It's no limitation?

3 Replies

  • Altera_Forum's avatar
    Altera_Forum
    Icon for Honored Contributor rankHonored Contributor
    16 years ago

    there is a limit:

    --- Quote Start ---

    Every GCLK and RCLK network has its own clock control block.

    --- Quote End ---

  • Altera_Forum's avatar
    Altera_Forum
    Icon for Honored Contributor rankHonored Contributor
    16 years ago

    Thanks. i go through in handbook, This cell should not be limited

  • Altera_Forum's avatar
    Altera_Forum
    Icon for Honored Contributor rankHonored Contributor
    16 years ago

    I think, ALTCLKCTRL can be used in all places, where dynamic clock switching is supported by the respective FPGA. It represents the clock multiplexers, that are provided by the hardware. The Stratix IV manual should tell precisely.