Forum Discussion
Altera_Forum
Honored Contributor
Honored ContributorHow generate signal DCLK?
Hi, When the FPGA is power on and the FPGA does not have any internal configuration. Is generated automatic the signal DCLK, to load a configuration from an EPCS? Must I generate it wi...
Altera_ForumHonored Contributor
Honored ContributorReview the device handbook about AS (active serial) configuration scheme and the meaning of each involved signal. No external signals are required,
