Altera_ForumHonored Contributor13 years agoHigh speed >3 ghz clock in FPGA I am very new to FPGAs and to this forum, but I'm hoping for some help reading between the lines in some recent literature on an optical phase-lock-loop using FPGA. I am too new to post a link, but m...Show More
Recent DiscussionsPart Status requestAgilex 7 DDR4 Reset and ADDR/CMD Clock PCB Implementation Documentation DiscrepancyVcm for the clock input pins of agilex5 E-series FPGA A5ED065BB32AE5SR0Arria 10: Remote Update Factory Fallback won't work & Watchdog does not triggerIBIS models GTS banks agilex 5E