pkats1New Contributor7 years agoHey, I would like to use HyperBus memory. My board will contain cyclone V too. My question is, how the clock pin in the HyperBus should be connected? To a standard IO of the FPGA or to a dedicated CLK pin. Best regards, Peleg
pkats1New Contributor7 years agolink to the HyperBus:https://www.cypress.com/products/hyperbus-memory
Recent DiscussionsCyclone V SoC 5CSXC6 Series GXB Utilization and LimitationsHow to tell Quartus my Arria10 target system CLKUSR frequency is 100MHz?Agilex 3 PLL in Source Synchronous mode ?writing a word to cfm1 using on chip flash ip on max10MAX10 FPGA IOs not entering Tri-state (Hi-Z)
New Contributor
