Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
13 years ago

Help with metastability problem

Hi, I'm working on a vision processing based project at uni using a custom board built around a cyclone III and I am having to modify some vhdl code written by previous years students. A met...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
13 years ago

Although not strictly a problem in RTL simulation, you would want to operate the testbench at a speed that can be processed by a real FPGA.

I'm also not sure, if the design will keep up with the rapid input changes in terms of design clock cycles. But this can be more easily traced in simulation than in a code review.