help with code for pulse delay?

Hi, I am a beginner at VHDL coding . I require code such that when a "trigger " is input,the output is delayed for 10 clock cycles and then gives a 3 clock cycle high output and goes low again til...