Forum Discussion
Altera_Forum
Honored Contributor
13 years agoYour code would map to three (independent) case statements in verilog/VHDL based on the inputs into your function. So is there something sequencing the calls to your C function because like Daixiwn said there are no states in the code you posted.