Forum Discussion
Altera_Forum
Honored Contributor
15 years ago --- Quote Start --- use a clock divider for the IO clock. --- Quote End --- Ever I heard a problem about the clock divided by counter in FPGA is not steady enough .Though I've already given up this solution ,I still want to confirm whether I can use the clock divided by counter for devices directly .For this problem ,I have already seen various of opinions on the internet .