Altera_ForumHonored Contributor15 years agohas mapped clock signal on user I/O Hi, I am using arria II GX FPGA along with the ADC AD9268 on my board. I have two clock outputs from the FPGA which are used to latch the digitized output data from the ADC. I have mapped one o...Show More
Altera_ForumHonored Contributor15 years agoNivedisha,You can try connections for clocks as depicted in attached figure.
Recent Discussions5AGXFB7K4F40C5GCyclone V SoC 5CSXC6 Series GXB Utilization and LimitationsQuartus and power domainMCD of AGFA006R16A2E3EPower-Down Sequence Requirements for the Agilex 7 F-Series(2x F-Tile) Devices