Altera_ForumHonored Contributor12 years agoGet non dedicated input routed to a PLL? I have a Stratix III design which literally just routes an input clock to an output pin (it's a very expensive pieve of wire). The clock was just to be used for time-stamping so the quality was...Show More
Recent DiscussionsTrouble Getting started with Stratix 10 SOCSolvedJTAG Chain Broken on Agilex 7-I Dev KitAgilex 5 PowerIssue with configuring EPCQ64A & Cyclone10LP using NiosV as processor.Agilex5 A5EB013BB23BE4S BSDLSolved