Altera_ForumHonored Contributor8 years agogenerating matrix multiplication IP core Hi, when I generated the matrix multiplication IP core in Quartus 16.1, the system showed error information as follows. Info: Starting: Create HDL design files for synthesis Info: qsys-ge...Show More
Altera_ForumHonored Contributor8 years agoWindows might have remapped files because the Quartus directory has restricted access.
Recent DiscussionsAvalon-ST configuration with Agilex 3 failsCyclone IV E – PLL Power Track Width Recommendation ClarificationOperating temperature for 10M08DCF256A7GSystem PLL of Agliex5 PCIE example design cannot be locked after configurationDownload links not working