Altera_ForumHonored Contributor14 years agoGenerate arbitrary low frequency clock Dear friends I am using Quartus II 11.1sp1 Web Edition. I am going to generate custom clocks around 10Hz - 100Hz; I have used altclklock Megafunction; However I get the following error during comp...Show More
Altera_ForumHonored Contributor14 years agoThis is too slow for the pll. You should use a logic divider instead.
Recent DiscussionsHow to tell Quartus my Arria10 target system CLKUSR frequency is 100MHz?Agilex 3 PLL in Source Synchronous mode ?writing a word to cfm1 using on chip flash ip on max10MAX10 FPGA IOs not entering Tri-state (Hi-Z)To INTEL - Request for Compliance Data from your customer