Geeting Glitch at the output

I am using A max v CPLD. In my Design I am using 3 counter. 1st counter is getting a 8 MHz Clk and it is used for Clock division purpose. It is Two bit counter. My next counter is 10 bit counter i...