Forum Discussion

Kai3325's avatar
Kai3325
Icon for New Contributor rankNew Contributor
2 years ago

GCLK

I'm a beginner of FPGA designing. I saw datasheet of MAX10, there isn't requirement of GCLK like jitter of input clock from external clock resource. Is there any requirements about input clock?(ex. ...
Configuration
cfkd's avatar
cfkd
Icon for Occasional Contributor rankOccasional Contributor
2 years ago

As we do not receive any response from you on the previous question/reply/answer that we have provided. Please login to ‘https://supporttickets.intel.com’, view details of the desire request, and post a feed/response within the next 15 days to allow me to continue to support you. After 15 days, this thread will be transitioned to community support. The community users will be able to help you on your follow-up questions.