Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
14 years ago

Gates are not appeared in RTL viewer

Hey all, I wrote the next code: module increase_duration_1(in, clk, out, reset); parameter LEN=10; input in,clk, reset; output out; wire [LEN-1:0] or_out,path; wire rstn; or ...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
14 years ago

--- Quote Start ---

Or gates generate or_out[i].

--- Quote End ---

or_out isn't an output of your design. out is the only one, wired to the DFF chain output.