Altera_ForumHonored Contributor14 years agoGates are not appeared in RTL viewer Hey all, I wrote the next code: module increase_duration_1(in, clk, out, reset); parameter LEN=10; input in,clk, reset; output out; wire [LEN-1:0] or_out,path; wire rstn; or ...Show MoreHW.jpg56 KB
Recent Discussions5AGXFB7K4F40C5GCyclone V SoC 5CSXC6 Series GXB Utilization and LimitationsQuartus and power domainMCD of AGFA006R16A2E3EPower-Down Sequence Requirements for the Agilex 7 F-Series(2x F-Tile) Devices