Forum Discussion
Altera_Forum
Honored Contributor
Honored ContributorGated dedicated clock outputs
I'm currently not understanding an issue that turns up with my Stratix III EP3SL50 Device. what i try to do: In a PLL (altpll) I generate a 70 MHz clock from a 50 MHz clock. The resultin...
Altera_ForumHonored Contributor
Honored ContributorThe most likely explanation is that you have something in your design that prevents usage of a dedicated clock output. Something that hasn't been mentioned yet in your posts. Cyclone III normally hasn't problems with clock outputs.
