Forum Discussion
Altera_Forum
Honored Contributor
Honored Contributorgate timing spec on 40nm FPGA
Hi everybody, Does anyone know what is the delay time of a "not" gate in 40nm technology? And does anyone know what is the minimum pulse width for clock input in one FlipFlop or in one D-latc...
Altera_ForumHonored Contributor
Honored ContributorFPGAs can work with non 50%/50% clocks.
And the PLLs can generate such clocks as well. However, I can't tell you how small can the pulse be. You'll have to try and design something and see how low you can go.
