Frequency limitation for LAI in Arria 10

I am planning to use the Logic Analyzer Interface to debug an Arria 10 design; documentation does not provide much in the way of performance specifications. FPGA internal clock speed is ~300 MHz, me...