Forum Discussion
Altera_Forum
Honored Contributor
Honored ContributorFractional N PLL implimentation in IP possible on Cyclone V and max10?
Hi guys. So I have a dedicated PLL chip that can phase lock an output clock of tens of Megahertz to an input clock of tens of Hertz, or million fold, using fractional N PLL. Simple divider...
Altera_ForumHonored Contributor
Honored Contributor --- Quote Start --- This sounds like a video application to me, genlocking to a 50Hz source. I've used a Cypress CS2100/2300 for this in the past. --- Quote End --- Yes, gj_leeson. I am using the 2300 version of that series. Great chip. I'm using it for master clock MCLK to codec 24bit 48KHz.
