Forum Discussion

New Contributor

2 years ago

FPGA VERILOG

I am a final year student in mechatronics engineering . My final year project is to build a electronics voting system using DE10 Standard terasIC FPGA board in Quartus Verilog . The components that I...

Configuration

TingJiangT_Intel

Contributor

2 years ago

Hi there, I now transition this thread to community support. If you have a new question, Please login to ‘https://supporttickets.intel.com’, view details of the desire request, and post a feed/response within the next 15 days to allow me to continue to support you. After 15 days, this thread will be transitioned to community support. The community users will be able to help you on your follow-up questions.

Forum Discussion

FPGA VERILOG

Recent Discussions

EP4CE22F 256 net length report not found

Quartus Prime that automates the task We're building a complex SoC design targeting an Agilex 7 device and need to integrate multiple IP cores with custom logic. What is Quartus Prime Platform Designer, and what are its key capabilities for system-level integration?

Unable to Generate Valid PAM4 Eye Diagram and BER Measurements on Stratix 10 SI E-Tile Native PHY_FA

Cyclone V SE Pulldowns on QSPI I/F. Why?

Stratix III FPGA Development Kit