Forum Discussion

Kxyxl_vxly's avatar
Kxyxl_vxly
Icon for New Contributor rankNew Contributor
1 year ago

FPGA VERILOG

I am a final year student in mechatronics engineering . My final year project is to build a electronics voting system using DE10 Standard terasIC FPGA board in Quartus Verilog . The components that I...