FPGA replace CPLD

I have a hdl program with several array such as [31:0] , [12:0] and [16:0] , only FPGA can holds such a large memory , one problem I faced is no NIOS II CPU is used and wish to remember the program a...