FPGA PLL minimum frequency

Hello, My baseline design is to use a PLL to multiply (by a factor 1000 or so) an incoming clock signal of about 1 kHz. Is there any FPGA family with such a low frequency input for the PLL? If ...