Altera_ForumHonored Contributor13 years agoFPGA pin assignments - is it good to breakup the buses Hi, I've got an FPGA sending out two buses (16-bit buses) to a DSP. I'm also sending with the two channels a clock and a frame sync. What is the general rule of thumb when assigning FPGA pin...Show More
Altera_ForumHonored Contributor13 years agohttp://www.hottconsultants.com/techtips/rulesofthumb.html typical propagation delay: 150 ps / in for microstrip, or 180 ps / in for stripline.
Recent DiscussionsWill serialization factor of 6 in LVDS serdes IP be supported in the future on Agilex5?System PLL of Agliex5 PCIE example design cannot be locked after configurationJTAG Chain Broken on Agilex 7-I Dev KitRequest for Cyclone V Pinout File InformationCyclone 10 LP's Extended Industrial parts