FPGA floorplan diagrams

Hello, Is there anywhere I can find a floorplan layout for a cyclone v device? I would like to understand where features are located and the rows & cols per device. Thanks, lefty