Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
14 years ago

FPGA cyclone EP1C12Q240C8n

Hello everyone,

I am trying to develop a FPGA(EP1C12Q240C8n) based vibration measuring system.The signal processing circuit of the vibration sensor gives 4 analog voltage signal as output. Next these signals are fed to FPGA kit where I have to perform the following task:

1. 12 bit ADC conversion for 4 analog signals and storing the digital output in RAM.

2. Designing a digital processing circuit to perform various arithmetic operations (i.e. summing ,multiplying ,square rooting etc) with the stored datas in RAM .

3. After that I would like to analyze the stored data from RAM to show the maximum, minimum value, frequency, positive and negative discrete values of amplitude with continuous changing input.

so plz tell me how i can store the timing data as well as changing amplitude in a RAM, and from this RAM how can i access the datas

plz guide me.

th

thank you

12 Replies

  • Altera_Forum's avatar
    Altera_Forum
    Icon for Honored Contributor rankHonored Contributor

    i am using AD7864 (ADC) which is a 12 bit bipolar ADC. i am using .bdf design file to interface this ADC with FPGA kit, through byte-blaster download cable. now i want to store the digital data, after ADC conversion in a specific RAM ( which is a internal ram available in board ).Next i want to display and analysis the stored data from that RAM which are real time datas.

    Please kindly help me

    Thank You
  • Altera_Forum's avatar
    Altera_Forum
    Icon for Honored Contributor rankHonored Contributor

    First it all depends on the ADC you are using and how it is interfaced to the FPGA. When you talk about RAM, is it memory inside the FPGA or an external RAM chip?

    If it is an internal memory you can declare your RAM as an array in HDL and access it directly. If it is an external component you will either have to write your controller, or use avalon interfaces and SOPC builder / QSys.