Flash programming stratix V board

While trying to program the flash memory device on a Stratix V development board, using parallel flash loader, programming failed with following error.

209048 verify block 0x00000000 - 0x00000800 failure on device number 1

We used Quartus Prime 18.1 Standard edition. Need some help to resolve this issue.

NurAiman_M_Intel
5 years ago
Hi,

Yes, we always suggest customer to follow the guidelines to avoid failure. Furthermore, you can refer to PFL IP userguide for additional information.
https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/ug/ug_pfl.pdf

Regards,
Aiman

3 Replies

NurAiman_M_Intel
Super Contributor
5 years ago
Hi,

Yes, we always suggest customer to follow the guidelines to avoid failure. Furthermore, you can refer to PFL IP userguide for additional information.
https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/ug/ug_pfl.pdf

Regards,
Aiman
NurAiman_M_Intel
Super Contributor
5 years ago
Hi,

Thank you for contacting Intel community.

You might have the error when you are trying to program a volatile encryption key (.ekp) file if you have the VCCBAT pin tied to GND. Please see below KDB for solution:

https://www.intel.com/content/www/us/en/programmable/support/support-resources/knowledge-base/solutions/rd03262010_556.html

https://www.intel.com/content/www/us/en/programmable/support/support-resources/knowledge-base/solutions/rd07242013_685.html

Regards,
Aiman
- w_kh
  New Contributor
  5 years ago
  Hi
  
  Thanks for the reply.
  
  In our development kit the VCCBAT is connected to VCC2P5 (2.5 V supply), while the .pin file states the VCCBAT to be 3.0V. Can this be causing problem?
  
  We are not programing .ekp file or using design security feature.
  
  Regards

Forum Discussion

Flash programming stratix V board

3 Replies

Recent Discussions

Cyclone-V SCFIFO - adding ECC to M10K/MLAB/Auto memory

Will serialization factor of 6 in LVDS serdes IP be supported in the future on Agilex5?

System PLL of Agliex5 PCIE example design cannot be locked after configuration

JTAG Chain Broken on Agilex 7-I Dev Kit

Request for Cyclone V Pinout File Information