Altera_ForumHonored Contributor10 years agoFitter error for LVDS o/p ports Hi, I am currently executing one vhdl code in quartus. I am getting the following error during fitter. " error (169175): pin %signal% with lvds i/o standard needs a differential output...Show More
Altera_ForumHonored Contributor10 years agoThanks for your answer. It really helped. Now Fitter problem is solved.
Recent DiscussionsCan you Validate MAX10 Date and Lot Code?HDMI example design errors with Agilex 7MAX10 RSU upgrade succeeds, but device boots Factory image instead of ApplicationVcm for the clock input pins of agilex5 E-series FPGA A5ED065BB32AE5SR0carry chain tdc