Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
16 years ago

Filter & decimation implementation on AD7401

Hello everybody! We have chosen the AD7401 Sigma Delta modulator for our project, translated the Verilog code given by the datasheet into VHDL and are now confused about the results of the simu...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
14 years ago

I use it but it doesn't work correctly.Because the DATA[15..0] I get was not stable and fluctuates about 1000,which it's terrible for the measure of a fixed voltage.I wrote a simple I2C (not the standard) to get the DATA[15..0] from the FPGA and send to DSP.

What did you do with the DATA[15..0]?Is it stable for a fixed sampling voltage?And how is the linearity of the AD7401 used of the filter code you wrote?

I'm really sorry to bother you to answer this question, but I do encounter difficulties.