--- Quote Start ---
originally posted by larsen@Oct 12 2004, 08:51 AM
i have created a read fifo (data towards nios) using your tool. on the processor port symbol appears a "clk_en_from_the_readfifo", in addition to the "fifo_rdreq_from_the_readfifo". --- Quote End ---
That's a side-effect from something I don't quite understand about the undocumented Europa library. There's a vestigial "clk_en" output generated, which always drives a logic 1. It should be left unconnected.
Removing it from the em_fifo.pl script would disable the internal read register. I'm not sure why this is.