FIFO (Dual port ram)

Hello, I am trying to perform 3x3 kernel image convolution by using 2 FIFO and 3 shift registers so that I can implement a pipelined fifo I will prefer not to use the FIFO ip...