Altera_Forum
Honored Contributor
17 years agoFIFO Depth
Hi All, I have a design issue. I want to knwo the efficient fifo depth. My write speed is 50 Mhz@16 bits, and read speed is 1bit@500 Mhz. Current;y i am validating in Altera FPGA and...