Hruthik_9999New Contributor1 year agoF-tile JESD IP RX data timing diagram Hi, I'm Configuring Intel JESD IP with LMFS=2881,with this configuration i'm getting 8 converters data and i'm not able to decode data belongs to which Converter.I have been checking for timing diag...Show More
HarshxOccasional Contributor1 year agoHi,You can get timing details from Compilation Report -> Timing Analyzer.Regards,Harsh M
Recent DiscussionsAgilex 7 F/I Series True Differential Input TerminationSolvedAgilex 7 F Series Transceiver Pins Allowed Voltages During Powerup/When UnpoweredSolvedBidirectional pin USB_RX with a pseudo-differential I/O standard must use the OEIN port of the nodeAvalon-ST configuration with Agilex 3 failsTrouble Getting started with Stratix 10 SOC