Hruthik_9999New Contributor1 year agoF-tile JESD IP RX data timing diagram Hi, I'm Configuring Intel JESD IP with LMFS=2881,with this configuration i'm getting 8 converters data and i'm not able to decode data belongs to which Converter.I have been checking for timing diag...Show More
HarshxOccasional Contributor1 year agoHi,You can get timing details from Compilation Report -> Timing Analyzer.Regards,Harsh M
Recent DiscussionsCannot access SSLC portal for Questa LicenseWhy does PTA show zero W for F-tiles in Hierarchical Design EditorFPGA ECCN RequestAGRW027R28A2I2V Thermal ModelAGMF039R47A1E2V Compact Thermal ModelSolved