Forum Discussion
nujnal
New Contributor
New ContributorF-tile FHT 400GE lane swap
Hi！ we are using AGIB027R29A1E2VB FHT for 400GE-4. when we using （0,1,2,3）-> (0,1,2,3) FPGA design project receive an error ： QSFP112_RX0 -> FHTL12A_RX_CH0 QSFP112_RX1 -> FHTL12A_RX_CH1...
ZiYing_Intel
Frequent Contributor
Frequent ContributorHi,
The order of channel naming is reversed order of streams in Ethernet HIP block. For further information, you can refer to link below, section F-tile Architecture, https://www.intel.com/content/www/us/en/docs/programmable/683872/24-1-4-8-0/f-tile-architecture.html
Best regards,
zying
