Forum Discussion
Altera_Forum
Honored Contributor
13 years agoAn I-cache miss count can obviously be determined by monitoring the instruction port's avalon master cycles.
You might be able to something similar for the data cache, slightly more compex due to uncached requests. The ration of cache misses to clocks might be useful - if not exactly what you are looking for.