Execute gate level simulation, the read empty signal of the FIFO is unknown

http://www.alteraforum.com/forum/attachment.php?attachmentid=11743&stc=1 simulation:gate level simulation Where,the ADbuffer rdempty signal is the rdempty pin of the FIFO ,I don't know why the ...