Forum Discussion

Rezef's avatar
Rezef
Icon for New Contributor rankNew Contributor
2 years ago
Solved

Error while running University Program waveform

So,guys, I am trying to debug my Bram module that I have used.My FPGA board is altera de-2 115 cyclone 2 device family with ep2c35 serial.

This is my block ram code which is used to initialize the ram with hex data of pictures coverted using matloab.

module bram_p(clk,inbus,outbus,addr,we);
parameter DATAFILE="Sample80x80.hex";
parameter RAM_WIDTH =24;
parameter RAM_ADDR_BITS=13;
parameter INIT_START_ADDR= 0;
parameter INIT_END_ADDR=6399;
input clk,we;
input [RAM_WIDTH-1:0]inbus;
output reg [RAM_WIDTH-1:0]outbus;
input [RAM_ADDR_BITS-1:0]addr;
(* ramstyle = "M4K" *)reg[RAM_WIDTH-1:0]mem[(2**RAM_ADDR_BITS)-1:0];
initial begin
$readmemh(DATAFILE,mem, INIT_START_ADDR, INIT_END_ADDR);
end

always @(posedge clk)begin
if (we)begin
mem[addr] <=inbus;
end
outbus<=mem[addr];
end
endmodule

I have attached the hex fille and the warning images I get when I tryh to simulate using UWF

  • Yes, I managed to make the University Waveform Program work, I didn't understand why it didn't work in the first place. But after creating a new project wizard and running the code in a different location, it worked perfectly. I am sorry for the late reply and thanks for your reply to my post

4 Replies

  • From the error message snapshot, I can see your path name Image_processing with verilog.

    Try to remove the space and simulate it again.



  • Rezef's avatar
    Rezef
    Icon for New Contributor rankNew Contributor

    Yes, I managed to make the University Waveform Program work, I didn't understand why it didn't work in the first place. But after creating a new project wizard and running the code in a different location, it worked perfectly. I am sorry for the late reply and thanks for your reply to my post