Forum Discussion

Honored Contributor

14 years ago

error of compilation

Hello, I have an error that i don' t understand. Something, do you can to help me ? PORT "IO" DOES NOT EXIST IN PRimitive "AND4' of instance "I_36_30" thank's in advance. Ol...

Altera_Forum

Honored Contributor

14 years ago

Are you writing RTL at primitive level?

AND4 is an altera's logic primitive. It has one output (OUT) and 4 inputs (IN1, IN2, IN3, IN4). It seems like you u have named a module AND4. Try to change its name.

http://quartushelp.altera.com/9.1/mergedprojects/hdl/prim/prim_file_and.htm

Forum Discussion

error of compilation

Recent Discussions

Vcm for the clock input pins of agilex5 E-series FPGA A5ED065BB32AE5SR0

carry chain tdc

Does the Post-Configuration BSDL Generator for Cyclone 10 LP require an NDA?

EMIF Pin Assignment for Agilex 7 FPGA I-Series DevKit (DK-DEV-AGI027R1BES)

Timing Slacks inside Altera IP