Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
17 years ago

error in compiling VHDL CODE

sir, i'm using modelsim for simulating my VHDL code. When i was simulating, i encountered an error. The error statement was as given below: Signal "prior_a0" is type ieee.std_logic_1164.std_logi...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
17 years ago

hey varun first define this signal, lead_user_output;

(I could not found this in ur code)

And also take care of its size,

U should assign this signal to a signal of same size only...........