Forum Discussion
Altera_Forum
Honored Contributor
17 years agoIf I understand right, you are trying to assign a value to a port signal of IN type. This isn't possible by basic VHDL rules - and can't create a meaningful logic behaviour, to my opinion. A signal can either be driven externally or from internal logic. If the signal source is intended to be changed during operation, a multiplexer would be necessary.