Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
17 years ago

EPM7128AE - strange FlipFlop behaviour

I use the scematic on EPM7128AE you'll see in schaltung.jpg. There is a pixelclock (signal 3) which should comes out of the JK-FlipFlop with half the frequency. This works fine but sometimes there...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
17 years ago

Ahh, should it look like this schematic?

I will check whether the delay is an issue.

But, it's not clear to me why I need two DFF. Is there an explanation for this 'workaround'?

When I do not use the Input for a rippleclock, is it enough to use only one DFF to synchronize it with my clock?