Altera_ForumHonored Contributor14 years agoEPM CPLD's Internal Osc Frequency Hi! I'm working with a EPM570 and need a clock source. I created it with the block ALTUFM_OSC, set the frequency to 5.5 MHz and checked it worked by simulating the circuit. As stated in...Show More
Recent DiscussionsPart Status requestAgilex 7 DDR4 Reset and ADDR/CMD Clock PCB Implementation Documentation DiscrepancyVcm for the clock input pins of agilex5 E-series FPGA A5ED065BB32AE5SR0Arria 10: Remote Update Factory Fallback won't work & Watchdog does not triggerIBIS models GTS banks agilex 5E