Forum Discussion
Altera_Forum
Honored Contributor
Honored ContributorEMIF oct_rzqin compile error!
Hi, I have generated a Qsys design of NIOS + EMIF(DDR4), when running synthesis in Quartus Prim Pro v17.0, it reports error: Error(17044): Illegal connection on I/O input buffer primitive ...
Altera_ForumHonored Contributor
Honored Contributorif you are probing that signal with sigtap , it may cause you a problem
so delete it from sigtap
