Forum Discussion

JosefH's avatar
JosefH
Icon for New Contributor rankNew Contributor
1 year ago

Dual DDR connection to Agilex 5

Hello we try to find answer, and confirm by compilation, if we can connect two 1x16 LPDDR4 memories to one HSIO bank 3A in Agilex 5 SOC (each DDR connected to different sub-bank). One DDR is reserve...
Fpga Devkit
sstrell's avatar
sstrell
Icon for Super Contributor rankSuper Contributor
1 year ago

It says it right at the top of the web page that was linked to:

The following restrictions apply to the I/O bank usage:

  • Only the two IO96 banks adjacent to the HPS MPFE can be used for HPS-EMIF. (Banks 3A and 3B.)
  • If only one IO96 bank is to be used by HPS-EMIF, it must be the one adjacent to the HPS MPFE. (Bank 3A.)