Driving multiple PLLs from single clock-capable pin

Hi, I have designed a board with Cyclone-IV E FPGA (EP4CE40CF23C6N). According to this datasheet, this FPGA has 4 PLLs and 4 clock capable pins. I want to know whether it is recommended/safe to dr...